Menu:

• Home
• Class Schedule
• Software Downloads
• Projects

Class Information

• Lectures:
  • Section A00: MW 2:00p-3:20p, EBU1-2315
    
  • Section B00: MW 3:30p-4:50p, EBU1-2315
    
• Discussion: No discussion sections

Instructor

• Prof. Bill Lin, Atkinson Hall 4310
• Office hours: Wed 1:00-1:50p
• Email: billlin@eng.ucsd.edu

Teaching Assistants

• Justin Law
  Email: jklaw@ucsd.edu
  Office hours: Tue and Thu 1-4:30pm, EBU1-5101 (cubicle E)
• Yang Song
  Email: y6song@eng.ucsd.edu
  Office hours: Mon 11am-2pm, EBU1-5101 (cubicle E)
• Ping Yin
  Email: piyin@eng.ucsd.edu
  Office hours: Wed 11am-2pm, EBU1-5101 (cubicle E)

Recommended Textbook

• Digital Design and Computer Architecture, Second Edition
  David Harris and Sarah Harris (Authors)
  Morgan Kaufmann; ISBN-10: 0123944244; ISBN-13: 978-0123944245
• We will only be using Chapter 4 of this book, which provides a good overview of SystemVerilog with good examples.
• Make sure you get the 2nd Edition since the 1st Edition uses Verilog instead of SystemVerilog.
• Book recommended, but not required.

Piazza for Announcements

• If you have not already enrolled yourself on the class Piazza site, please enroll right away here.

• We will be doing ALL of our announcements on Piazza this quarter, so please make sure that you sign up as soon as possible.

Software for this Course

• In this class, we will be using the SystemVerilog hardware description language for our design projects. To get started, please go to the software download page for instructions on how to download the Quartus Prime Lite Edition software suite (version 17.1), which includes the Quartus Prime Verilog/SystemVerilog compiler and the ModelSim-Altera FPGA Edition logic simulator. Earlier versions of Quartus Prime before Intel acquired Altera were called Quartus II.

• Before the second week of class, you should have the following accomplished:
  • Install the Quartus/Modelsim software suite.
  • Go through the Intel/Altera Demonstration Center.
  • Go through our Quartus and ModelSim tutorial pages.

• The specific FPGA device that we will use for this class is
  • Device family: Arria II GX
  • Device name: EP2AGX45DF29I5
  This device is the last device in the select menu for the Arria II GX family. We will use this device for reporting area and delay performance.

• Apparently, JSOE students have access to free Microsoft software, including Windows 10. See here. For Mac users, you can use BootCamp to dual boot Windows.